![Using a Supervisory Circuit to Turn a Conventional SRAM into Fast Non-Volatile Memory - Technical Articles Using a Supervisory Circuit to Turn a Conventional SRAM into Fast Non-Volatile Memory - Technical Articles](https://www.allaboutcircuits.com/uploads/articles/fracCE_RAM_to_logic_high..jpg)
Using a Supervisory Circuit to Turn a Conventional SRAM into Fast Non-Volatile Memory - Technical Articles
![Multifunctional computing-in-memory SRAM cells based on two-surface-channel MoS2 transistors - ScienceDirect Multifunctional computing-in-memory SRAM cells based on two-surface-channel MoS2 transistors - ScienceDirect](https://ars.els-cdn.com/content/image/1-s2.0-S2589004221011068-fx1.jpg)
Multifunctional computing-in-memory SRAM cells based on two-surface-channel MoS2 transistors - ScienceDirect
![Concept of SRAM with majority logic. (a) Schematic, and (b) flag bit.... | Download Scientific Diagram Concept of SRAM with majority logic. (a) Schematic, and (b) flag bit.... | Download Scientific Diagram](https://www.researchgate.net/profile/Hiroshi-Kawaguchi/publication/4255652/figure/fig2/AS:340912765980676@1458291345926/Concept-of-SRAM-with-majority-logic-a-Schematic-and-b-flag-bit-The-power-reduction.png)
Concept of SRAM with majority logic. (a) Schematic, and (b) flag bit.... | Download Scientific Diagram
![PDF] A 28-nm Compute SRAM With Bit-Serial Logic/Arithmetic Operations for Programmable In-Memory Vector Computing | Semantic Scholar PDF] A 28-nm Compute SRAM With Bit-Serial Logic/Arithmetic Operations for Programmable In-Memory Vector Computing | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/4492954219035e0111652e49d71aa2eff9cea775/3-Figure2-1.png)
PDF] A 28-nm Compute SRAM With Bit-Serial Logic/Arithmetic Operations for Programmable In-Memory Vector Computing | Semantic Scholar
![A Memory-Based Logic Block With Optimized-for-Read SRAM for Energy-Efficient Reconfigurable Computing Fabric | Semantic Scholar A Memory-Based Logic Block With Optimized-for-Read SRAM for Energy-Efficient Reconfigurable Computing Fabric | Semantic Scholar](https://d3i71xaburhd42.cloudfront.net/65eced5c407911d00ba45a007be7ba2dc7d783a0/1-Figure1-1.png)
A Memory-Based Logic Block With Optimized-for-Read SRAM for Energy-Efficient Reconfigurable Computing Fabric | Semantic Scholar
![Electronics | Free Full-Text | An 8T SRAM Array with Configurable Word Lines for In-Memory Computing Operation | HTML Electronics | Free Full-Text | An 8T SRAM Array with Configurable Word Lines for In-Memory Computing Operation | HTML](https://www.mdpi.com/electronics/electronics-10-00300/article_deploy/html/images/electronics-10-00300-g006.png)